Controlling Zynq Ultrascale+ pl_resetn Signals in Software
Reading Time: 5 minutes Introduction Oftentimes, it is desirable for a system to be able to dynamically control the FPGA logic resets in software. There are a number of reasons for this, but throughout my career, I have found that when developing and testing the software for an FPGA, you often may run into situations where due to mistakes […]
Controlling Zynq Ultrascale+ pl_resetn Signals in Software Read More »